Search
 
loader loading subjects...
cover
Chapter 18. Bounded Model Checking
Armin Biere
739 - 764
10.3233/FAIA201002
Research Article
Frontiers in Artificial Intelligence and Applications
Volume 336: Handbook of Satisfiability
Abstract

One of the most important industrial applications of SAT is currently Bounded Model Checking (BMC). This technique is typically used for formal hardware verification in the context of Electronic Design Automation. But BMC has successfully been applied to many other domains as well. In practice, BMC is mainly used for falsification, which is concerned with violations of temporal properties. In addition, a considerable part of this chapter discusses complete extensions, including k-induction and interpolation. These extensions also allow to prove properties.

$35.00 / €27.50 / £22.00
Add PDF to cart