In this chapter the efficient hardware implementation of pairings is considered. For each of the three fields , and suitable curves, pairing algorithms and field arithmetic architectures are presented. An example architecture for computing the η_T pairing in characteristic 2 or 3 is presented and its implementation results on a Xilinx FPGA considered. Finally the implementation results of several pairing architectures from the literature are discussed.