Search
 
loader loading subjects...
cover
High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog
Arash Saifhashemi, Peter A. Beerel
275 - 288
Concurrent Systems Engineering Series
Volume 63: Communicating Process Architectures 2005
Abstract

In this paper we describe a method for modeling channel-based asynchronous circuits using Verilog HDL. We suggest a method to model CSP-like channels in Verilog HDL. This method also describes nonlinear pipelines and high-level channel timing properties, such as forward and backward latencies, minimum cycle time, and slack. Using Verilog enables us to describe the circuit at many levels of abstraction and to use the commercially available CAD tools.

$35.00 / €27.50 / £22.00
Add PDF to cart