A Low Power Test Data Compression Scheme for Scan Test

Bo YE¹

Shanghai Educational Technology Centre, Shanghai, China

Abstract. In this paper, an uncertain state filling method is proposed, which can not only effectively reduce the scan shifting power consumption, but also reduce the test time simultaneously for scan test. This method is based on the threshold algorithm of uncertain state filling, which can both reduce weighted transitions metric (WTM) and improve compression efficiency for test vectors. Experiments with ISCAS'89 benchmark circuits show that the proposed algorithm can make a good tradeoff between power consumption and compression efficiency.

Keywords. Low power, test data compression, scan test

1. Introduction

As integrated circuit design enters the nano stage, the scale is getting larger and larger, and the power consumption of design and test will bring serious problems [1]. Usually, the problem of test power consumption mainly includes excessive peak power consumption and average power consumption [2]. It is reported that the power consumption of the chip during the scan test is much higher than the normal working mode, which will damage the chip during the scan test, resulting in a reduction in yield [3]. Therefore, more attention should be paid to the power consumption during scan test, so that the test power consumption cannot exceed the threshold. With the increase of SoC's integration and complexity, the test time and cost will also increase significantly [4]. The amount of test data and test time are two other serious problems in SoC testing.

At present, there have been many researches on controlling the amount of test data, test time and power consumption. Test power consumption can be reduced by utilizing low-transition test pattern generators [1] [5-7], test vector reconstruction [8], modification of scan chains [9-10], and build-in-self test (BIST) [11-13]. The low-transition scheme reduces power consumption by assigning a fixed value to the uncertain position in the test channel, or mapping the don't cares to '0' or '1' according to special rules, thus reducing the number of transitions. Test vector reordering technology rearranges the scan latch and test vector, which can improve the power consumption. Scan chain modification technology reduces scan power by modifying structure of scan chains, thus it brings more extra hardware overhead. BIST structures are more suitable for IP core testing, with high fault coverage and low test cost [14].

¹ Corresponding Author, Ye Bo, Shanghai Educational Technology Centre, 1541, Da Lian Rd., Shanghai, China; E-mail: yebo925@126.com.

However, BIST takes a long test time, and it is mainly used for memory testing and is not suitable for general chips.

Test compact [15-16] and test compression techniques [17-20] can be used to reduce the amount of test data and test time. Test compaction technology can reduce the number of test vectors without reducing the fault coverage. But the compacted test sets may cause some physical defects to be undetectable [21]. Test compression technology can reduce the amount of test data and test time, but most of them can't reduce test power simultaneously.

With test data grows fast in large SoCs, the rapid growth of test data increases the test time and power consumption, which leads to the increase of chip test cost, and the increase of power consumption will damage the chip in the test process and bring reliability problems. However, rare methods can significantly improve compression efficiency and reduce power consumption at the same time.

This paper proposes an uncertain state filling algorithm, which can improve the compression efficiency and reduce the power consumption simultaneously. The algorithm can efficiently map the uncertain state to the appropriate determined state 0 or 1, and greatly reduce the test vector's switch activities. It provides a solution that can reduce the test volumes, test time and test power consumption.

2. Uncertain State Filling Algorithm

2.1. Switching Activity in EDT Environment

Scan test power consumption includes shift power consumption and response capture power consumption. Fig.1 shows the embedded deterministic test (EDT) structure.



Figure 1. EDT structure.

As shown in Figure 1, the automatic test equipment (ATE) stores compressed test patterns and expected test responses. The compressed test vectors are transmitted to the de-compressor in a continuous manner through external channels during test. The circuit under test (CUT) compacts the test responses and then delivers them to ATE. The scan shifting power is directly dependent on the number of transitions that occur in the scan chains.

2.2. Power Dissipation Model

For CMOS circuits, most of the circuit power consumption is consumed in the conversion process of circuit components from logic 0 to 1 or from logic 1 to 0. During chip testing, the state change of circuit components is closely related to the change of test vectors. When the original inputs or scan flip-flops change the value, these components will switch [22]. Therefore, the scan test power consumption is closely related to the number of transitions of the test vector. Those with more transition times consume more power.

A model for estimating the power consumption of scan test is proposed in 16]. The scan power consumption is related not only to the number of transitions of the test vector, but also to the positions of 0 and 1 in the test vector. For example, for the test vector $v_1v_2v_3v_4 = 0100$, where v_1 is the first vector, and the transition from 0 to 1 in this vector brings more switching behavior than the transition from 1 to 0. The shift power consumption during test can be estimated in the same way. More studies show that transition power consumption plays a major role in test power consumption.

For a scan test sequence $t_j = t_{j,l}, t_{j,2}, ..., t_{j,l}$, where *l* is the length of the scan chain and $t_{j,l}$ is the first scan vector. The weighted transitions metric (WTM) [23] for t_j is given by

$$WTM_{j} = \sum_{i=1}^{l-1} (l-i)(t_{j,i} \oplus t_{j,i+1})$$
(1)

For a given test set, the peak and average power consumption can be estimated by the following formulas:

$$P_{avg} = \frac{\sum_{j=1}^{n} \sum_{i=1}^{l-1} (l-i)(t_{j,i} \oplus t_{j,i+1})}{n}$$
(2)

$$P_{peak} = \max_{j \in \{1, 2, \dots, n\}} \left\{ \sum_{i=1}^{l-1} (l-i) (t_{j,i} \oplus t_{j,i+1}) \right\}$$
(3)

From equations (2), (3), it is obviously that the key to reducing power consumption is to reduce the number of transitions of the test vectors and the weight l - i.

2.3. Lower Power Uncertain State Filling Algorithm

For the alternate variable run-length coding [4], to lower the power dissipation and achieve high test compression efficiency, the mapping of don't cares need to consider the value of WTM, the longest length of runs of 1's and 0's, and the least number of consecutive 1's and 0's. The solution is like an N-P complete problem.

To solve the above problem, we introduce the concepts of run factor α and alternate factor β , and we will quickly get the better leverage of power dissipation and compression efficiency. The α is the ratio of real run-length and longest expected runlength. The $\alpha \in [0,1]$, and α indicates that the 1's or 0's can get its longest run-length when it equals to value '1'. i.e., for test vectors "00XXX11XX10", run length of 0's is

mapped in expected manner, and the prime test sequence is then mapped to "000001,11110". It is easy to get the longest run of 0's is 5. But if the prime vector is mapped to "001,11111110", then we get the longest run of 1's and its value is 8. So if the prime test sequence is mapped to "00001,111110" during the algorithm executing process, then the run factor for 0's is $\alpha_0=4/5=0.8$, and the run factor for 1's is $\alpha_1=6/8=0.75$.

Alternate factor β indicates the alternating status of 0 and 1 in test sequence. If all 1 and 0 appear alternately, that is there are no consecutive 0's or 1's, then $\beta = 1$, and no separator is needed. If the longest 0's or 1's after mapping is *S*, then $\beta = 1/S$, and there are no consecutive 0's or 1's when *S*=1. The smaller the β , the higher efficiency the test data compression will be.

The don't care mapping models can be shown as following:

n 1_1

$$C_{avg} = \frac{\beta P_{avg}}{\alpha_0 \alpha_1} = \frac{\beta \sum_{j=1}^{n} \sum_{i=1}^{j-1} (l-i)(t_{j,i} \oplus t_{j,i+1})}{n \alpha_0 \alpha_1}$$
(4)

$$C_{peak} = \frac{\beta P_{peak}}{\alpha_0 \alpha_1} = \frac{\beta \max_{j \in \{1, 2..., n\}} \left\{ \sum_{i=1}^{l-1} (l-i)(t_{j,i} \oplus t_{j,i+1}) \right\}}{\alpha_0 \alpha_1}$$
(5)

In (4), (5), C_{avg} is the evaluate parameter of average power and compression efficiency. C_{peak} is the evaluate parameter of peak power and compression efficiency. α_0 and α_1 are run factor for 0's and 1's respectively, and β is the alternating factor.

3. Experimental Results

ISCAS'89 full scan circuit is used to verify and compare the compression effect, test time and test power consumption. For the convenience of comparison, every circuit is designed by a single scan chain. Table 1 shows the comparison results for the ISCAS'89 benchmarks for test sets obtained from the Mintest ATPG program between the uncertain state filling technology, the FDR code [24] and the AVR algorithm [5] where T_D is the original test set.

Table 2 shows the comparison between the experimental results of test power consumption using the algorithm in this paper and TRP technology [25], including test peak power consumption and average power consumption. P_{peak} and P_{avg} are the peak and average power dissipation obtained with compacted test sets from the Mintest program. Compared with TRP [25] algorithm, the average reduction of peak power consumption of this algorithm is 38.49%, and the average reduction of average power consumption is 42.37%. It is obvious from Table 2 that this algorithm can not only significantly improve the compression effect, but also significantly reduce the test power consumption.

		Size of T _D	FDR code	AVR Code	This work					
	Circuit	(bits)	(bits) [24]	(bits) [5]	bits	Percentage				
						Compression				
	S5378	23754	12346	9233	8856	62.72				
	S9234	39273	22152	16129	14476	63.14				
	S13207	165200	30880	23896	19080	88.45				
	S15850	76986	26000	19388	17761	76.93				
	S38417	164736	93466	51679	42074	74.46				
	S38584	199104	77812	57142	48621	75.58				

Table 1. Comparison of compression obtained using T_D

Table 2. Comparison of scan-in power consumption										
<i>c</i> :	TRP [25]			This work						
Circuit	Ppeak	Pavg	P _{peak}	Ppeak	Pavg	Pavg Deduction				
				Reduction (%)		(%)				
S5378	9531	2435	5651	40.71	1459	40.08				
S9234	12060	3466	6158	48.94	1673	51.73				
S13207	97606	7703	58765	39.79	4576	40.59				
S15850	63478	13381	38973	38.60	8055	39.80				
S38417	404617	112198	230046	43.14	61013	45.62				
S38584	479530	88298	384691	19.78	56184	36.37				
Average	-	-	-	38.49	-	42.37				

4. Conclusion

We have presented an efficient don't care bit mapping algorithm which can effectively reduce SoC test power dissipation, test volume and test time simultaneously. By introducing the concepts of run factor α and alternate factor β to get the better leverage of the power dissipation and compression efficiency, the corresponding estimation models of power dissipation are also proposed. Experimental results indicate that the uncertain state filling technique is not only effective for the scan shifting power reduction, but also has better test data compression ratio.

Acknowledgment

This work was supported by 2021 Shanghai Educational Science Research Project (Project No.: A2021012).

References

- [1] Nourani M, Tehranipoor M, Ahmed N. Low-transition test pattern generation for BIST-based applications. IEEE Trans. Computers. 2008 Mar; 57(3):303-15.
- [2] Ye B, Li TW. A novel BIST scheme for low power testing. Proc. 3rd IEEE International Conference on Computer Science and Information Technology; 2010 July 9-11; Chengdu (China) : IEEE Press; Vol 1. p. 134-7.
- [3] Tzeng CW, Huang SY. QC-Fill: Quick-and-cool X-filling for multicasting-based scan test. IEEE Trans. Comput.-Aided Design Integr. Circuits syst. 2009 Nov; 28(11):1756-66.
- [4] Ye B, Luo M. A new test data compression method for system-on-a-chip. Proc. 3rd IEEE International Conference on Computer Science and Information Technology; 2010 July 9-11; Chengdu (China) : IEEE Press; Vol.1, p.129-33.

- [5] Ye B, Zhao Q, Zhou D, Wang X, Luo M. Test data compression using alternating variable run-length code. Integration, the VLSI Journal. 2011 Mar; 44(2):103-10.
- [6] Thubrikar T, Tejas, Kakde S, Gaidhani S, Kamble S, Shah N. Design and implementation of low power test pattern generator using low transitions LFSR. 2017 International Conference on Communication and Signal Processing (ICCSP); 2017 Apr 6-8; Chennai (India); p.467-71.
- [7] Wang S, Gupta SK. LT-RTPG: A new test-per-scan BIST TPG for low switching activity. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems. 2006 Aug; 25(8):1565-74.
- [8] Bonhomme Y, Girard P, Landrault C, Pravossoudovitch S. Power driven chaining of flip-flops in scan architecture. In Proc. IEEE International Test Conference; 2002 Oct 7-10; Baltimore (MD); p.796-803.
- [9] Manikya DM, Jagruthi M, Anjum R, K AK. Design of Test Compression for Multiple Scan Chains Circuits. 2021 International Conference on System, Computation, Automation and Networking (ICSCAN); 2021 Jul; p.1-5.
- [10] Lee S, Cho K, Choi S, Kang S. A New Logic Topology-Based Scan Chain Stitching for Test-Power Reduction. IEEE Trans. Circuits Syst. II. 2020 Dec; 67(12):3432-6.
- [11] Sharan SG, Jeeshnu S, Annamalai PH, Rasheed SH, Prabhu E. Design and Implementation of a Power Efficient BIST. 5th International Conference on Computing Methodologies and Communication Computing Methodologies; 2021 Apr 8-10;Erode (India) ; p.555-61.
- [12] Malini M, Geethu RS, Ramesh B. Proposal for Design and Implementation of a Low Power Test Pattern Generator for BIST Applications. 2022 Second International Conference on Artificial Intelligence and Smart Energy (ICAIS); 2022 Feb; p. 1520–24.
- [13] Koneru A, Chakrabarty K. An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2020 Oct; 39(10):3056-3066.
- [14] Voyiatzis I, Paschalis A, Nikolos D, Halatsis C. An efficient built-in self test method for robust path delay fault testing. Journal of Electronic Testing: Theory and Applications. 1996 Apr; 8(2):219-222.
- [15] EI-Maleh AH, Khursheed SS, Sait SM. Efficient static compaction techniques for sequential circuits based on reverse-order restoration and test relaxation. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems. 2006; 25(11):2556-64.
- [16] Sankaralingam R, Oruganti RR, Touba NA. Static Compaction Techniques to Control Scan Vector Power Dissipation. Proc. 18th IEEE VLSI Test Symp; 2000 Apr 30-May 4; Montreal, Que (Canada) ; p.35-40.
- [17] Ye C, Zheng S, Tsai F, Wang C, Lee K, Cheng W, Reddy SM, Zawada J, Kassab M, Rajski J. Efficient Test Compression Configuration Selection. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2022 Jul; 41(7), p.2323–36.
- [18] Eggersglus S, Milewski S, Rajski J, Tyszer J. On Reduction of Deterministic Test Pattern Sets. 2021 IEEE International Test Conference (ITC); 2021 Oct 8-15; Anaheim; p. 260–67.
- [19] Yang KC, Lee MT, Wu CH, Li JC. ATPG and Test Compression for Probabilistic Circuits. 2019 International Symposium on VLSI Design, Automation and Test; 2019 Apr 22-25;Taiwan (China); p. 1–4.
- [20] Lin SP, Lee CL, Chen JE, Chen JJ, Luo KL. A multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2007 Jul; 15(7):767–76.
- [21] EI-Maleh AH. Test data compression for system-on-a-chip using extended frequency-directed runlength code. IET Comput. Digi. Tech. 2008; 2(3):155-63.
- [22] Pomeranz I, Reddy SM. Scan-BIST based on transition probabilities for circuits with single and multiple scan chains. IEEE Trans. Computer-Aided Des. Integr. Circuits Syst. 2006 Mar; 25(3):591–96.
- [23] Rosinger P, Gonciari PT, Al-Hashimi BM, Nicolici N. Simultaneous reduction in volume of test data and power dissipation for system-on-a-chip. Electronics Letters. 2001 Nov; 37(24):1434-6.
- [24] Chandra A, Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. IEEE Trans. Comput. 2003 Aug; 52 (8):1076–88.
- [25] Chandra A, Chakrabarty K. A unified approach to reduce SOC test data volume, scan power and testing time. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 2003 Mar; 22(3):352-62.