doi:10.3233/ATDE221318

Analysis of Different Configurations of Si_{1-x}Ge_x for Double-Gate MOSFETs and Its Future Applications

Akshat Singh^{a,1} and Manoj Kumar^b

^aResearch Scholar, Department of Electronics and Communication Engineering, UIET, Maharshi Dayanand University, Rohtak, India

^bAssistant Professor, Department of Electronics and Communication Engineering, UIET, Maharshi Dayanand University, Rohtak, India

Abstract. The major drawbacks of basic electronic components i.e., Vacuum Tubes used before the 1960s were a large size and the inability of these to be scaled down further. With the emphasis shifting to scaling down we came across the MOSFETs in single-gate configuration since the 1960s, they are utilized nowadays in the nanometer region for keeping the high-performance level but still, these single-gate configurations of MOSFETs suffer from different parameters such as coupling, interfacing, channel mobility, channel orientation, switching delay, latch-up and leakage current, short channel effects (DIBL, GIDL, subtreshold swing) and volume inversion and this has led to decrease in inversion charge, increase in leakage current and reduction in the drive current leads us to the exploration of the double-gate configuration of MOSFET and on further exploration it leads us to the novel and higher mobility channel materials such as Si_{1-x}Ge_x which can perform and even shows better results than prevailing single-gate MOSFETs. This paper analyses the different configurations of Si_{1-x}Ge_x for double-gate configuration of MOSFETs and its Future Applications.

Keywords. Double-Gate MOSFET, $Si_{1-x}Ge_x$, Scaling Parameters, Subthreshold Swing, Threshold Voltage.

1. Introduction

Since the early 1930s research has been carried out to find the configuration that likely replaces Vacuum Tubes. As a result, in 1960 single-gate MOSFETs, and 1965 Moore's Law came into existence [1]. The MOSFET shown in Figure 1 is a three-terminal voltage-controlled device working like a switch, either fully on at input drive or fully off at zero current by keeping the multiple of supply voltage or itself [2]. Moore's Law shown in Figure 2 elaborates that for a particular area, the number of transistors doubles for nearly 18 months, this leads to acclimation of the multiple numbers of transistors in the defined area by continuously decreasing dimensions (scaling) [3-7]. It is done to accommodate performance with minimum power consumption and power dissipation.

¹ Akshat Singh, Research Scholar, Department of Electronics and Communication Engineering, University Institute of Engineering and Technology, Maharshi Dayanand University, Rohtak-124001, India; E-mail: akshat.rs.uiet@mdurohtak.ac.in, singhakshat001.as@gmail.com.



Figure 1. Structure of Single-Gate MOSFET.



Figure 2. Interpretation of Moore's Law.

While doing so, we came across some limitations in form of Short Channel Effects (SCE), summarized in Table 1 [8-11]. To overcome them, new configuration doublegate MOSFETs shown in Figure 3 came into existence. Here, two gates are available on opposite sides, separated by the gate oxide operating simultaneously. This gives better current in the drain and ensures gate control over the channel and gate coupling [12-14].

The main motivation and purpose behind this research work is

• To provide the solution to problems associated with scaling.

• To minimize the limitations of single-gate MOSFETs.

This has guided us to define our problem statement as

- How to conserve drive current?
- How to depreciate the leakage current?

Thus, for the problem statement defined above our research focuses on

- Understanding the device physics.
- Analyzing the behavior of the device through simulation.

The main objectives of our proposed research work are

- To review the conventional work done in the field of double-gate MOSFET configurations simulated so far.
- To analyze the device physics of different configurations of Si_{1-x}Ge_x double gate n-MOSFET and the behavior of the device through simulation.
- To examine the I_d-V_g characteristics, I_d-V_d characteristics, and performance parameters DIBL, MMCR, Subthreshold Slope, and Threshold Voltage.

Table 1.	Major	Short	Channel	Effects
----------	-------	-------	---------	---------

Short Channel Effects	Reason Of Existence	
DIBL	Drain Induced Barrier Lowering.	
	This comes into effect when we increase drain voltage to the point that there is a decrease in the potential barrier of the channel. This leads to the movement of electrons between the source and drain without any resistance which too when the	
	gate voltage is lower than the threshold voltage.	

Subthreshold Leakage Current	This comes into the effect when came into effect when a weak inversion conduction region is generated in the presence of a hot-electron effect because of which when the gate voltage is less in comparison to the threshold voltage, diffusion current flow takes place between drain and source.
10 nm 4	0 nm 10 nm



Figure 3. Structure of Double-Gate MOSFET.

2. Literature Review

The different configurations of $Si_{1-x}Ge_x$ utilized by researchers so far provide a balance between electron mobility and hole mobility of Ge are summarized in Table 2.

Si _{1-x} Ge _x and Gate	Reference	Applications
Configuration		
Si _{0.2} Ge _{0.8}	[15-16]	Thermoelectric Applications
Schottky Barrier	[17]	Leakage Current Improving Applications
SiGe Shell	[18]	Ultrathin P-FinFET Applications
Sub 100 nm Tunnel FET	[19]	DRAM Applications
Heterojunction Tunnel Model	[20]	Optimize Tunnel Logic Inverter Applications
Negative Capacitance	[21]	Tradeoffs in Energy Delay Low Power Switching Applications
Heterogeneous Tunnel Dielectric	[22]	Device Reliability Applications
Gate Surrounding Channel	[23]	6-Transistor SRAM Cell Applications
Vertical Slit	[24]	3-DM Integration Applications
Fully Depleted SOI	[25]	Radio Frequency Applications
SiGe	[26]	Enhancing Speed and High- Volume Optical Interconnect Applications
Si _{0.6} Ge _{0.4}	[27]	Step-FinFET and Inverter Applications
Gate All-Around	[28]	SCE Improvement Applications
Double-Gate	[29]	High Pass Filter Applications
Double-Gate	[30]	Core Insulator Applications
Double-Gate	[31]	Fully Depleted SOI Applications
Dual-Gate	[32]	Source Follower Applications
Memristor	[33]	Reducing Power Consumption and Increasing IC Performance Applications.

Table 2. $Si_{1-x}Ge_x$ configurations, Gate configurations, and their applications

3. Results and Discussion

We have studied, compared, and analyzed the different configurations and summarized the results in Table 3, Table 4, Table 5, Figure 4, and Figure 5 for $Si_{1-x}Ge_x$ configurations. Additionally, we have compared results with pre-existed configurations from papers [15 and 16] and it possesses some advantages as well as some disadvantages listed below. The results obtained show that for $Si_{1-x}Ge_x$ double-gate MOSFET performs better in comparison to single MOSFET. Its advantages are

- Dissipates less power.
- Dynamic control of voltage.
- Gate electrostatic control in conducting channel is better.
- Large degree of reliability.

Its disadvantages are

- Subthreshold Swing is higher.
- Leakage Current is higher in the subthreshold region.

Table 3. Different Configurations of Si1-xGex used

Configurations of Si _{1-x} Ge _x	Single Gate	Double Gate
Si	Utilized	Utilized
Si _{0.2} Ge _{0.8}	Utilized	Utilized
Si _{0.6} Ge _{0.4}	Utilized	Utilized

Table 4. Single-Gate MOSFET using $Si_{1-x}Ge_x$ and Double-Gate MOSFET using $Si_{1-x}Ge_x$

Performance Parameters	Single Gate MOSFET using Si1-	Double Gate MOSFET using
	_x Ge _x [16]	$Si_{1-x}Ge_x$
Bandgap of Channel Material	Multiple of 1.12 eV	Multiple of 0.66 eV
Drive Current Delay	In the Range of 0.1 ns	In the Range of 0.05 ns
Electric Field	3*10 ⁵ Vcm ⁻¹	10 ⁵ Vcm ⁻¹
Electron Mobility of Channel	Magnitude Order of 1500 cm ² V- ¹ s ⁻¹	Magnitude Order of 3420 cm ² V- ¹ s ⁻¹
Hole Mobility of Channel	Magnitude Order of 450 cm ² V- ¹ s ⁻¹	Magnitude Order of 1610 cm ² V- ¹ s ⁻¹
Off-State Leakage Current	More than 1 nAµm ⁻¹	Less than 1 nAµm ⁻¹
Power Dissipated	In Between 0.5 Js ⁻¹ and 0.7 Js ⁻¹	In Between 0.1 Js ⁻¹ and 0.3 Js ⁻¹
Threshold Voltage	In Between 350 mV and 450 mV	In Between 100 mV and 300 mV
The show voltage	III Detween 550 III v and 450 III v	In Detween 100 Inv and 500 Inv

Table 5. Double-Gate Configuration for pure Si and for $Si_{1-x}Ge_x$ (x = 0.8 i.e., $Si_{0.2}Ge_{0.8}$)

Performance Parameters	Double-Gate using pure Si [15]	Double-Gate using Si _{1-x} Ge _x (x = 0.8 i.e., Si _{0.2} Ge _{0.8})
DIBL	80 mdB	66.66 mdB
MMCR	1.3*10 ⁸	$2.7*10^{8}$
Subthreshold Swing	82.23 mV/dB	86.84 mV/dB
Threshold Voltage	In Between 100 mV and 300 mV	In Between 100 mV and 300 mV



Figure 4. Comparing I_d -V_g characteristics of double-gate configuration for pure Si and double-gate configuration for Si_{1-x}Ge_x.



 $\label{eq:Figure 5. Comparing I_d-V_d characteristics of double-gate configuration for pure Si and double-gate configuration for Si_{1-x}Ge_x.$

4. Conclusion

We measured certain performance parameters in the previous section and measured values are defined already in Table 5. From this analysis, one can conclude that $Si_{1-x}Ge_x$

- Has a very encouraging future in form of capabilities i.e., high carrier mobility, high speed, low power consumption, and low power dissipation.
- Can replace Si in the coming decade once performance parameters are taken into consideration.
- Meets all the provisions for sustaining the ICs design in the CMOS circuit designing, especially in the electronics and communication industry.

References

- Singh A and Kumar M. Double Gate MOSFETs: Assessment with Single Gate MOSFET with Channel Material Configuration, Structure Orientation, and Future Applications. Int J Innov Tech & Explor Engg. 2020;9(4): 1095-0.
- [2] Khushwa P. Modelling of Self-heating, Substrate Depletion, Noise and High-Frequency Effects in F D SOI MOSFETs. (Kanpur: Electrical Engineering Department, IIT); 2016.
- [3] Singh A. High-Performance Germanium Double Gate N-MOSFET. Int J on Mod Engg Resch. 2015;5(1): 58-4.
- [4] Hebal H, Koziol Z, Lisesivdin S B, and Steed R. General-purpose open-source 1D self-consistent Schrödinger-Poisson Solver: Aestimo 1D. Comput Mate Sci. 2021;186(15): 1-6.
- [5] Adhikari M, Patel R, and Singh Y. High-Performance dual-gate SiGe MOSFET for radio-frequency applications. Int J Elect & Commun. 2019; 13-8.
- [6] Radamson H, Du Y, Yu J, and Wang G. CMOS Miniaturization. Micromachin. 2019; 1-52.
- [7] Shakeri M, Teymourzadeh R, and Maroofee P. CMOS based RF circuits Scaling Trend. Proc. IEEE Conf. of Semiconduct. (Kuala Lumpur) 2016;1 p 5.
- [8] Narwade P, Bhurke U, and Makdey S. Performance of 22nm Single Gate MOSFET and Multi-Gate MOSFET: A Study. Int J of Sci Engg & Resch. 2016;4(10): 42-5.
- [9] Navlakha N and Kranti A. Overcoming the drawback of lower sense margin in tunnel FET based dynamic memory along with enhanced charge retention and scalability. Nanotechnol. 2017;28(44): 1-7.
- [10] Medury A, Bhat K, and Bhat N. Impact of carrier quantum confinement on the short channel effects of double-gate silicon-on-insulator FINFETs. Microelect. 2016;55(1): 143-1.
- [11] Cristoloveanu S, Wan J, and Zaslavsky A. Sharp-Switching in Ultra-Low Power Devices: A Review. IEEE J of Elect Dev Soc. 2016;4(5): 216-27.
- [12] Saha S. Modelling Statistical Dopant Fluctuations Effect on Threshold Voltage of Scaled JFET Devices. IEEE Open Acc. J. 2016;4(1): 507-3.

- [13] Taiyer A, Nobi S, and Islam M. A Comparative Study on Performance of SMGAA SiGe MOSFETs and DMGAA SiGe MOSFETs. Adv in Elect Engg. 2017; 719-4.
- [14] Singh A. High-Performance SiGe Double Gate N-MOSFET. (Rohtak: Electronics and Communication Engineering Department, VCE); 2015.
- [15] Singh A, Kapoor D, and Sharma R. Performance analysis of SiGe double-gate N-MOSFET. J of Semicond. 2017;38(4): 1-7.
- [16] Singh A, Kapoor D, and Sharma R. Review of SiGe Double Gate N-MOSFET. Int J of Inform Tech. & Syst. 2015; 4(1): 19-4.
- [17] Mishra G S, Kumar N M, Mahesh V, Vamsidhar Y, and Kumar M A. Compact Modelling of Schottky Gate-all around Silicon Nanowire Transistors with Halo Doping. Silic Sprin. 2021; 1-8.
- [18] Yu E, Lee W, Jung J, and Cho S. Ultrathin SiGe Shell Channel p-Type FinFET on Bulk Si for Sub-10nm Technology Nodes. IEEE Trans on Elect Dev. 2018;65(74): 1290-7.
- [19] Navlakha N, Lin J T, and Kranti A. Retention and Scalability Perspective of Sub-100- nm Double Gate Tunnel FET DRAM. IEEE Trans on Elect Dev. 2017; 1561-7.
- [20] Guha S and Pachal P. Design and Analog/RF Performance Analysis of a Novel Symmetric Raised-Channel SiGe Heterojunction Tunnel Field-Effect Transistor (TFET). Sprin Nat. 2021; 1-13.
- [21] Naidoo D and Srivastava V M. Third Order Band Pass Filter with Double-Gate MOSFET: A Simulation Perspective. IOP Conf Ser. Mat Sci & Engg. 2021;1126(1): 1-9.
- [22] Madan J and Chaujar R. Heterogeneous Gate Dielectric GAA TFET: Interfacial Charge Analysis for Device Reliability. IEEE Trans on Dev & Mat Rel. 2016;16(2): 227-4.
- [23] Zheng P. Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies (Berkeley: Electrical Engineering and Computer Sciences, University of California); 2016.
- [24] Yang P, Hook T, Oldiges P, Doris, and Bruce. 7-nm Node and Beyond: Vertical Slit FET. IEEE Trans on Elect Dev. 2016;63(8): 3327-4.
- [25] Raskin J. Analogue and RF performances of Fully Depleted SOI MOSFET. ISTE Open Sci FDSOI. 2019;19(2): 1-18.
- [26] Vakkalakula B S and Vadthiya N. Design and Deep Insights into Sub-10 nm Spacer Engineered Junctionless FinFET for Nanoscale Applications. ECS J of Sol Stat Sci & Tech. 2021; 10(1): 1-10.
- [27] Saha R, Bhowmick B, and Baishya S. Ge Mole Fraction Effect on Electrical Parameters of Si_{1-x}Ge_x Source Step-FinFET and Inverter as its Application. Sprin Sci. 2018;11(1): 209-9.
- [28] Pratap Y and Verma J. Temperature-Dependent Performance Evaluation and Linearity Analysts of DGAAMOSFET: An Advance Multigate Structure. Sprin. 2020;1(5): 1-8.
- [29] Ramadhani S and Srivastava V M. Realization with Fabrication of Double-Gate MOSFET Based Third Order High Pass Filter. Int J of Electr & Elect Engg & Telecommun. 2020;9(4): 213-2.
- [30] Jaiswal S and Gupta S K. Digital Performance Analysis of Double Gate MOSFET by Incorporating Core Insulator Architecture. Silic Sprin. 2022; 1-8.
- [31] Sharma Y K and Khan I U. Performance Evaluation of Fully Depleted Silicon on Insulator MOSFET. Int J of Engg & Appl Comp Sci. 2022;4(4): 29-5.
- [32] Pillay D and Srivastava V M. Realization with Fabrication of Dual-Gate MOSFET Based Source Follower. Silic Sprin. 2022; 1-8.
- [33] Nandini, A, Kumar R A, and Singh M K. Circuits Based on the Memristor for Fundamental Operations. IEEE 6th Int Conf on Sig Process, Comput and Cont (ISPCC). 2021; 251-5.