Advanced Production and Industrial Engineering R.M. Singari and P.K. Kankar (Eds.) © 2022 The authors and IOS Press. This article is published online with Open Access by IOS Press and distributed under the terms of the Creative Commons Attribution Non-Commercial License 4.0 (CC BY-NC 4.0). doi:10.3233/ATDE220813

# Ultra Low Power Compressor Based Multiplier Circuits for Robots

Tushar KAJLA<sup>1</sup>, Dr. Mansi JHAMB<sup>2</sup>

<sup>1</sup>Student, University School of Information, Communication and Technology, Guru Gobind Singh Indraprastha University, New Delhi, 110078, India

Email:tusharkajla1999@gmail.com

<sup>2</sup>Assistant Professor, University School of Information, Communication and Technology, GuruGobind Singh Indraprastha University, New Delhi, 110078, India

Email:mansi.jhamb@ipu.ac.in

Abstract. As today's modern autonomous robots consist of many sensors , multiple processors and artificial intelligence software. For this, it draws data from the input sensor and process them into meaningful information with the help of an on board microcontroller unit ,MCU otherwise known as the processor. It is also responsible for taking decisions based on the information provided by the sensors and therefore, tells the output devices how to function and do a task. Processors are the main thinking and evaluating part of any of the robot. Main purpose of the processors and the CPU is performing of functions out of which most of them are performed using multipliers in the processor. Compressor are mainly used for designing different type of power efficient multipliers. In this work ,a 3:2 And 4:2 compressor are designed using XOR-XNOR circuit. This innovative design structure of 3:2 and 4:2 compressor helps in power consumption and delays as compared to todays existing designs. The simulated results shows improvement in the performance parameters. It indicates decrement in the power consumption by 13.46% for 3:2 compressor and 25.29% for 4:2 compressor at 2.5v obtained from the comparison with the existingstate of art.

Keywords. Processor, Multiplier, Compressor, XOR-XNOR circuit

# 1. Introduction

Today the whole globe is digitally connected using high proficiency technologies which are used today in products like mobile, computers, smart phones[1]. Digitization has almost taken all the portion of engineering mainly mechanical and automation along with the other engineering disciplines. Most of the automation control needs processors which have to be faster, portable and power efficient. As CPU is the heart of every embedded system and CPU is the main dealing portion in the robotics and automation in the field of ALU( arithmetic and logical unit). This functionality fully depends upon multipliers and are performed by compressor based multipliers[1].



Fig 1: Block diagram of robot

In multipliers mainly compressor is the which is mostly used in CPU, automation systems, robots and various VLSI systems and circuits. They are mainly used for performing product solution which is partially present during multiplication processes. The work consist of implementation of 3:2 and 4:2 compressor using XOR-XNOR circuit. The main focus is to obtain reduction in power and delay using design circuit[2]. These compressor based multiplier are provided embedded in microcontroller and microprocessor which provide high performance and less power consumed outputs. Mainly the appropriate processor to be used depends on the goal the device is required to meet. Following types of processor are used in robotics like MCU,CPU,GPU,TPU[2].

MCU(Microcontroller unit): They are effectively cheap and works well with sensors. They have the ability to control hardware .They are economically and easily adaptable for the robotics. It needs certain development and programming conditions.

CPU(central processing unit): It permits us to run software on the operating system as linux and is not difficult to program.

GPU(Graphics processing unit):It is mainly designed for the photos and videos processors. It is used for 3D graphics, videos, streaming processing etc.

TPU(Tensor processing unit): Largely designed for tensor flow, which is an open source learning framework. It is specially designed to work with neutral networks.

# 2. Background

As we know that there are many of the devices which are digitally processing and portable devices in automation. The main processing element for this is compressor. There are many processors and criteria for designing compressors which includes compressor using XOR gates, compressor using half adder and compressor using full adder in many of the papers[2].

### 2.1 XNOR-XOR Circuit

The XNOR-XOR circuit is depends on cross coupling structures and CPL. This circuit is implemented on the basis of two division. The first division consist of two PMOS and three NMOS transistors at the output of XOR. The second division consist of two

NMOS and three PMOS in the output of XNOR[3]. If considering about XOR pmos1 and pmos2 have been connected in parallel as shown in figure 1 and nmos4 and nnmos5 are provided with a full swing output and nmos3 here plays the role of feedback transistor. If considering about XNOR nmos1 and nmos2 have been connected in parallel as shown in figure 1 and pmos4 and pmos5 are provided with a full swing output and pmos5 are provided with a full swing output and pmos5 are provided with a full swing output and pmos3 plays the role of feedback transistor. There is an existence of only paths that can provide both full swing and partial results at the output points[3]



Fig 2: Schematics of XNOR-XOR[3]

# 2.2 The 3:2 Compressor

There are many of the existing designs of 3:2 compressor out of which one of the design is compressor using XOR gate.



Equations:

SUM = 
$$A \oplus B \oplus C$$
  
CARRY =( $A \oplus B$ ) \* C+( $A \oplus B$ )' \* C

It is similar to full adder and similarly works as full adder works. They have a large application in robotic and automation as being the part of processor in the form of multiplier for the image processing[2].

### 2.3 The 4:2 Compressor

D с D Cin XOR XOR FULL ADDER Cin FULL ADDER XOR MUX соит COUT XOR MUX CARRY SUM SUM Fig 5: The 4:2 compressor using XOR Fig 6: The 4:2 compressor using full adder[4] gate[4]

Some of the existing circuits of 4:2 compressor are given using XOR circuit.

Equation:

SUM=  $A \oplus B \oplus C \oplus D \oplus Cin CARRY = (A \oplus B) * C + (A \oplus B)' * A$ COUT=  $(A \oplus B \oplus C \oplus D) * Cin + (A \oplus B \oplus C \oplus D)' * D$ 

The above two circuit diagram of 4:2 compressor are presented in the existing paper and have a vast application in automation and manufacturing of multipliers[2,3].

# 3. Proposed Design

As we know that there are many of the devices which are digitally processing and portable devices in automation. The main processing element for this is compressor. The work consist of designing 3:2 and 4:2 compressor using XNOR-XOR circuit. In this paper XNOR-XOR circuit is used to design compressor and the power and delays are compared with the existing results of various papers. In this paper analysis is done for power consumption and delay[3].

3.1 The 3:2 Compressor

It shows most the similarity with full adder. It consists of three inputs and two outputs as shown in figure number2.Let the inputs be P,Q and R and outputs obtained are S and C bits.

S=sum C=carry



In this circuit instead of XOR gate mentioned in section 2.1 ten transistor XNOR-XOR circuit is used.

### 3.2 The 4:2 Compressor

It contains mainly three outputs and five inputs as shown in figure 4[5]. Let us consider the inputs to be P,Q,R,Sand Cin and output obtained are Sm,Cry and cout where Sm=sum Cry=carry



3.3 Compressor Based Multiplier



Fig 11:Multiplier[2]

This multiplier can be designed using the proposed model of the compressor. The provided circuit used for manufacturing the multiplier as shown in figure 11 focuses on power consumption and less delays in its usuage. After being the part of the processors in the robots it would play a vital role in the image processing and arithmeticand logical operations in the robotics and can also have a wide usuage in automation[2].

#### Tanner T-Spice 16.30 C:\Users\HP\AppData\Local\Temp\Cell2.sp 12:33:31 12/24/21 2.500 E - 8% 2.500 2.500 E 2.500 2 500 2.500 2,500 0.000 100.04 150.0 250.0 150.4 200 01

### 3.4. Waveform of 3:2 Compressor

Fig 12: Waveform of 3:2 Compressor

The figure 12 represents the waveform of 3:2 compressor using 10 transistor XNOR-XOR circuit. In the waveform A and B represents the input signal provided to the XNOR-XOR circuit. XNOR and XOR represented in the waveform are the outputs of XNOR-XOR circuit. SUM and CARRY are the outputs obtained from the simulated circuits.

### 3.5 Waveform of 4:2 Compressor



Fig 13: Waveform of 4:2 Compressor

The figure 13 represents the waveform of 4:2 compressor using 10 transistor XNOR-XOR circuit. In this circuit mainly two XOR-XNOR circuits are used. The waveform represents the A and B as the input of 1<sup>st</sup> circuit and Cand D as the input of 2<sup>nd</sup> circuit. xor and xnor are the outputs of 1<sup>st</sup> circuit and xor1 and xnor1 are the outputs of 2<sup>nd</sup> circuit. When these outputs are passed on to multiplexer sum, carry and cout are obtained as the final output as represented by the waveforms.

# 4. RESULTS AND DISCUSSION

S.NO	PARAMETER	3:2 COMPRESSOR	4:2 COMPRESSOR
1.	Average Power	39.59	73.59
	Consumption(uW)		
2.	Delay(ns)	1.45	1.89
3.	Rise time(ns)	4.0787	4.0227
4.	Fall time(ns)	51.775	53.778

4.1 Obeservation of 3:2 compressor and 4:2 compressor

The above table shows the parameters being analyzed from the proposed the design of the compressors. These parameters are being compared with the existing design parameter. The main purpose of designing this compressor is to make efficient use of this circuit for designing less consuming power multiplier for the processors used in robots.

### 4.2 Comparison with the existing circuit

CIRCUIT	COMPARISON	POWER	DELAY(ns)
		CONSUMPTION(uW)	
3:2 COMPRESSOR(AT	[8]	49.75	1.61
2.5V)	THIS WORK	39.59	1.45
4:2 COMPRESSOR(AT	[8]	98.91	2.36
2.5V)	THIS WORK	73.59	1.89
4:2 COMPRESSOR(AT	[10]	17.255	2.69
2V)	THIS WORK	15.125	2.21



Fig 14: Graphical comparison of power consumption and delay for 3:2 compressor at  $2.5 \mathrm{v}$ 

The figure 14 represents the comparison between this work and the existing state of art[6]. The graph of power consumption and delay represents that there is decrease in power consumption and delay at 2.5v in the proposed design as compared to the

existing work. The reduction obtained in power consumption and delay is 13.46% and 9.9%[6].



Fig 15: Graphical comparison of power consumption and delay for 4:2 compressor at 2.5v

The figure 15 represents the comparison between this work and the existing state of art[6]. The graph of power consumption and delay represents that there is decrease in power consumption and delay at 2.5v in the proposed design as compared to the existing work. The reduction obtained in power consumption and delay is 25.29% and 19.9%[6].



Fig 16: Graphical comparison of power consumption and delay for 4:2 compressor at 2v

The figure 16 represents the comparison between this work and the existing state of art[8]. The graph of power consumption and delay represents that there is decrease in power consumption and delay at 2v in the proposed design as compared to the existing work. The reduction obtained in power consumption and delay is 12.344% and 18.08%[8].

### 5. CONCLUSION

The architecture of 3:2 compressor and 4:2 compressor are analyzed using the EDA tool. In this paper 10 transistorXNOR-XOR circuit has been taken for design the compressor. All the schematics and waveforms have been presented in the paper using the EDA tool. The presented paper is compared with the existing results of various papers. The

main motive of this comparison is to bring this design in use for the manufacturing of the multipliersused in the processors as the part of robotics[1]. The main concentration is on providing a design which would be a part of robots processors which works efficiently with less power consumption. According to the analysis the circuit of 3:2 compressor provided in this paper have reduced the power consumption up to 13.46% and the circuit of 4:2 compressor provided in this paper has reduced the power up to 25.29% for 2.5v power voltage . Therefore, these results are obtained from the comparison with the existing state of art[1,6,8]. It has a great future scope in robotics and automation. Using these designs of compressors, multipliers can be designed for power consumption derivative purpose and had a usage in image processing which is a big requirement in robotics.

### References

- [1] Peymani, Ehsan; Fossen, Thor I. (2015). Path following of underwater robots using Lagrange multipliers. Robotics and Autonomous Systems, 67(), 44–52. doi:10.1016/j.robot.2014.10.011.
- [2] Mohammad Hossein Moaiyeri, Ferdos Salmanpour, Farnaz Sabetzadeh "Ultra-Compact Imprecise 4:2 Compressor and Multiplier Circuits for Approximate Computing in Deep Nanoscale" 23 February 2021 under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2021
- [3] Jyoti Kandpal, Abhishek Tomar, Member, IEEE, Mayur Agarwal, "High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell", IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Volume: 28, Issue: 6, June 2020)
- [4] Sri Harsha Bandarupalli, Bala Pavan Kalyan Bandi, Rahul Kumar Reddy Boggula, Kirti S. Pande Departmentof Electronics and Communication Engineering, AmritaSchool of Engineering, "Compressor Using Full Swing XOR Logic Gate" 2020 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits andRobotics.
- [5] Antonio Giuseppe Maria Strollo, Senior Member, IEEE, Ettore Napoli, Senior Member, IEEE, Davide De Caro, Senior Member, IEEE, Nicola Petra, Member, IEEE, and Gennaro Di Meo "Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers", IEEE volume. 67, no. 9, September 2020
- [6] Hemanth. M., Naveen. K., Mohan. P. and Kirti.S. Pande, "SQAC Using Folding- Merging Based Squarer," 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India, 2019, pp. 610-613, doi: 10.1109/ICECA.2019.8821806.
- [7] Hamed Naseri and Somayeh Timarchi, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates," IEEE Transaction on Very Large-Scale Integration (VLSI) Systems, Volume: 26, Issue:8, August 2018.
- [8] Sri Laxmi, P, B. Kumar Sanjiv, Vandana Khare," Design and Comparison of Different 4:2 Compressors Based on 180nm Technology" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-8 Issue-4S2 March, 2019
- [9] M. Amini-Valashani, M. Ayat, and S. Mirzakuchaki, "Design and analysis of a novel low power and energy- efficient 18T hybrid full adder," *Microelectron. J.*, vol. 74, pp. 49–59, Apr. 2018.
- [10] Jamshidi, Vahid; Fazeli, Mahdi; Patooghy, Ahmad (2015). [IEEE 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS) - Tehran, Iran (2015.10.7-2015.10.8)] 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS) - A low power hybridMTJ/CMOS (4-2) compressor for fast arithmetic circuits.