Smart Intelligent Computing and Communication Technology V.D. Ambeth Kumar et al. (Eds.) © 2021 The authors and IOS Press. This article is published online with Open Access by IOS Press and distributed under the terms of the Creative Commons Attribution Non-Commercial License 4.0 (CC BY-NC 4.0). doi:10.3233/APC210093

A Contemporary Survey on Low Power, High Speed Comparators for Bio-Medical Applications

R. Rajalakshmi^{a,1}, Dr.M.Janaki Rani^b and Dr.M.Anand^c

^a Research Scholar, Dept of ECE, Dr.M.G. R Educational & Research Institute University, Chennai-95 ^{b, c}Professor, Dept of ECE, Dr.M.G. R Educational & Research Institute University

^{b, c}Professor, Dept of ECE, Dr.M.G.R Educational & Research Institute University, Chennai-95

Abstract. The analysis of biomedical signals performs an important role in figuring out numerous issues in clinical science. Also, the urge to track biomedical signals in fitness and well-being control is progressively growing with the multiplied occurrence of persistent sicknesses over the last decade. By nature, the most of the real-time signals are analog. Hence, an Analog to digital converter (ADC) is required to transform the signal. In ADC architecture, the comparator is the essential block that performs a vital role and consumes greater power in ADC design. Numerous architectures for comparators relate to biomedical programs are mentioned in recent days. In this paper, the exceptional latest techniques of comparator designs are discussed with their key capabilities in conjunction with pros and cons.

Keywords. Low power and high-speed comparators, Latch, preamplifier, DC, offset voltage, dynamic power.

1. Introduction

Implantable medical devices (IMD) are commonly battery-operated and fairly energyconstrained. Replacing an implant is not advisable for the reason that surgical treatment is risky and high-priced too. The importance of battery-operated devices with less weight, small size, and low power paves to design ultra-low-power ADCs. During a previous couple of years, diverse strategies were delivered to help the reduction in supply voltage and power dissipation in Bio signal processing systems. The continued scaling of feature size is often essential to improving the battery life of the medical implant device. There are 3 major demanding situations influence low voltage operation: 1. In submicron technology, the device parameters such as feature size together with the length of the channel (L), the thickness of gate oxide (tox) are continued to scale down which results in reduced supply voltage to make certain device

¹ R.Rajalakshmi,Research Scholar, Dept of ECE, Dr.M.G.R Educational & Research Institute University, Email: rajeeramanathan@gmail.com

reliability. 2. Due to growing the variety of additives on a single Si chip dissipates a quantity of power according to unit area results in over-heating. Overheating of a chip is avoided only by less density in order that the power of the digital circuit desires is restricted. 3. The next challenge is associated with the battery-powered system. Due to portability and to have proper functionality, the supply voltage, and supply power need to be decreased [14]. The energy consumption of comparators has an enormous impact on the whole energy intake of the device. Hence, the design of low power and high-speed comparator is needed to perform the necessity of responsibleness. Fundamental blocks present in SAR ADC are depicted below [5]:



Figure 1. SAR ADC architecture

SAR ADC is one of the most suitable candidates for bio signal process applications among all [13]. It includes Sample and Hold Circuit, Comparator, SAR Logic, and DAC Module. The Comparator is the one, consumed up more power nearly 70% within the complete architecture. Hence, optimizing the overall performance of the comparator on the premise of its figure of merit is relatively important.

2. Literature Review

Comparator is a vital part of Analog to Digital Converters (ADC) withinside the mixed-mode signal designs. Numerous Researches are illustrated with different circuits and strategies to improvise the performance of comparators. The dynamic comparator has high input impedance, negligible static power consumption, rail-to-rail output swing, precise noise, and mismatch robustness, consequently, it's far pretty distinguished for SAR ADC in Ref. [1],Kasi Bandla, et.al, has reviewed that static power consumption is excessive in Dynamic Latch Comparator with Pre-Amplifier topology and consequently no longer most suitable for low power applications. However, the above-mentioned topology is ideal for correct evaluation the Charge Sharing Dynamic Latch Comparator (CSDLC) is used in order to have low energy. Also found that it fails to offer rail-rail output swing in each of the clock cycles. They additionally observed; the one another topology called Strong-Arm Dynamic Latch based comparator (SADLC) is used to clear up the troubles. They highlighted its overall performance with other different comparator topologies in Ref. [2].

As another example, in Ref. [3] mentioned by G. Murali Krishna et.al, has reviewed the design of dynamic comparators, in comparison with traditional comparators and Double tail comparators. They proposed a design that includes a P-MOS latch which ensures predictable delay throughout an evaluation segment. Another segment reset is similar to a traditional comparator. The above-stated topology is controlled via way of means of a unique clock signal designed cautiously to consumes much less power. They also added that the speed of the comparator will increase the use of input NMOS transistors.

Parvin Bahmanyar et.al, in Ref. [11] has discussed the performance of a double-tail latched comparator designed for ultra-low-energy applications. This method is well-perfect for Low supply voltages among four hundred mV to one V and also self-neutralization and reduction in kickback noise are key features of this technique. In general, the proposed circuit achieves a good figure of merit, the results are in comparison with a traditional double-tail latched comparator. In this method, large gain amplifiers are used to attain the proper resolution due to this bandwidth of the Amplifier has got reduced consequently affects the gain bandwidth trade-off.

The comparator mentioned in Ref. [6] has mentioned the design withinside the sub threshold region to have a very low energy intake that's appropriate for SAR ADC. They also noted that an adjustable calibration capacitor array is used in the design to cancel the charge error caused by parasitic capacitors. The proposed comparator may be operated at a supply voltage of 0.75 V and an overall energy intake of 250 nW received as a result. It is proven in Ref. [7] The low-offset dynamic comparator is another promising design proposed for low-power applications. It ensures good performance in the aspect of lesser power and offset voltage. An approach mentioned right here is to use the tail transistor with careful sizing which ends up reducing the energy intake in dynamic comparators in Ref. [7].

As discussed in ref. [8], the proposed comparator and controller are more suitable for Implantable Medical Devices. The method proposed in Ref. [9], High-speed dynamic analog comparator that gives low offset and no longer requires any preamplifier. A four-input dynamic comparator is mentioned by Chi-Chang Lu and Ding-Ke Huang in Ref. [4]. In this method, the twin sampling process is used throughout the sampling segment because the applied input signals are multiplied by factor two for every instance. As another example in Ref. [5] Ahmed Naguib et.al, have developed a model precise for Energy-Efficient Biomedical SAR ADCs and mentioned static energy lifestyles throughout the amplification segment.

3. Comparator Topologies

This section deals with the prevailing few comparator architectures that have been mentioned within the literature overview. In this paper, we also speak the merits and demerits of each mentioned comparator topology with respect to their figure of merits.

3.1. Comparators

They are referred to as 1-bit converters and commonly used in analog to digital converter. In the A/DD D conversion process, the analog input to be sampled at the earliest then applied to an aggregate of comparators to decide its digital value. In preferred, Comparator consists of the preamplifier level, latch, and output amplifier called Buffer. The preamplifier is needed to acquire sufficient gain on the way to save the input offset voltage of the dynamic latch. The usage of a separate preamplifier does not find in some ADC designs due to the fact that the CMOS latch itself performs the amplification. The latch/ selection module is one of the essential blocks it needs to be capable of discriminating mV range signals. It's formed by an input differential pair that imbalances a pair of crossed-coupled inverters, growing wonderful remarks that boost the outputs to the rails which result in proper decision [10]. The very last thing

inside the comparator layout is an output buffer or post-amplifier that helps to transform the decision output into a logical signal (i.e., 0 or 1 V).



3.1.1 Conventional Comparator

Figure 2. Conventional dynamic Comparator **Figure 3.** PMOS Latch Comparator This comparator is constructed with the useful resource of a pre-amplifier and latch. It has stages of operation named, reset, and evaluation phase. In the conventional circuit, large parasitic capacitors are created at nodes during the course of an evaluation phase, which observes high energy consumption, and a larger time is needed to finish the whole process. P-MOS latch comparator has proposed to solve all the mentioned issues. It produces predictable delay within the course of the evaluation stage whereas the delay was unpredictable and uncontrollable within the conventional comparator. The reset segment is similar to a conventional comparator. The proposed topology is controlled with the aid of a unique clock signal generated cautiously. In the P-MOS latch, the size/dimension of M4, M5 transistors needs to be taken care of to enhance the differential gain.

3.1.2 Low-power dynamic comparator



Figure 4. Low Power dynamic Comparator Figure 5. Tail transistor sizing Figure 6. Strong Arm dynamic latch

In this approach, tail transistors (M14, M15) are small in size added with traditional low offset dynamic comparator to improve the performance, as an end result, energy overhead is significantly negligible (less than 10%). Due to the tail current, the output

swings completely to reach the full-scale value near V_{dd} - $|V_{thp}|$, which reduces leakage power.

3.1.3 Strong-arm dynamic latch comparator

As static power dissipation is immoderate in Dynamic Latch Comparator consequently not suitable for low power applications. The method illustrated here in Fig.6. used two clocked nMOS tail-transistors and in preference with transistors Q1, Q2, Q3, and Q4 are re-arranged in comparison with dynamic latch, this method helps to resolve static power leakage and enhances other figures of merit.

Topology use	d	Avg Po consump	wer otion v	Offset voltage	Fre	quency	V _d	_d (V)	Area (µm ²)	Spee @ Vcr 0.9	ed T n V	rechnology
Conventional		556 μW 2		2.65	65 0.5		1.8 V		343	1.16 (0.18 µm
Comparator				mV	mV				μm^2	GHz		
Tailed Comparator with Transistor Sizing		347 μW 2 r		2.19 mV	9 0.5 GHz √		1.	8 V	$\frac{361}{\mu m^2}$ $\frac{1.03}{GH}$		5 z	0.18 µm
Relative Observation		+37.6% +1:		15.8%	.8%				-5% -9.59		%	
Topology used		Tota	e	Operating		Sup	ply	Maximu	m	Delay	Techno	
		Power (µW)			Frequency		Volt (V	age ')	power (µW)			logy
Conventional			1.87		0.5 G	Hz	5		154		350	250 nm
Comparator											pS	
Double Tailed		3.78			0.5 GHz		5		122		500	250 nm
Comparator			1.25		050	11-	5		115		pS 250	250 mm
comparator		1.23			0.5 0112		5		115		230 pS	250 1111
			0.00	G	1	C1	1	77.1			DDD	- TT 1
		Average Off		Suj Vol	ppiy	East	K- KICK		Average Delevin		PDP (fD)	lecnn
Topology used	Pow	er (μW)	in (mv)	(N)	throu	gh	Noise	e (p	s)	(13)	ology
CSDLC	1	18.0	63	1	.8	0.04	0.216		178.1		3.2	0.18
SADLC	4.82		6	1	.8	0.05	9 0.182		92.75		0.44	μm 0.18
											7	μm
Strong Arm Dynamic Comparator	2	4.72	6	1	.8	0.06	6	0.184	93	.4	0.44	0.18 μm

Table 1. Comparisons of different Topologies for Bio Medical Applications

4. Conclusion

Bio physiological signals are low voltage and low-frequency signals. Hence, analysis requires a converter with low noise and low power operations which helps to extend

the lifetime of the battery-powered bio-implants. In this aspect, various types of dynamic comparators have been discussed and shown in Table 1. From the above table, we found that the performance of the comparators differs with respect to design methodology primarily supply voltage and simulation type. The authors also observed that the double tail comparator with proper transistor sizing, Strong Arm Dynamic Comparator, and ultra-double-tail latched comparator operated within the voltage swing between 0 to 2 V are suitable for SAR ADC on Biomedical applications. We have planned to adopt hybrid adiabatic energy optimizing logic to implement a double-tail latched comparator since there is a lot of scopes available for further energy optimization.

References

- Polineni.S, M. S. Bhat, and S. Rekha, A Switched Capacitor-Based SAR ADC Employing a Passive Reference Charge Sharing and Charge Accumulation Technique, Circuits, Syst. Signal Process., vol. 39, no. 11, pp. 5352–5370, 2020, doi: 10.1007/s00034-020-01437-3.
- Bandla.K, A. Harikrishnan, and D. Pal, Efficient Dynamic-Latch Comparator for SAR-ADC, pp. 299– 302.
- [3] Murali Krishna.G, Karthick.G, and Umapathi.N, Design of Dynamic Comparator for Low-Power and High-Speed Applications, vol. 698. Springer Singapore, 2021.
- [4] C. C. Lu and D. K. Huang, A 10-Bits 50-MS/s SAR ADC Based on Area-Efficient and Low-Energy Switching Scheme, IEEE Access, vol. 8, pp. 28257–28266, 2020, doi: 10.1109/ACCESS.2020.2971665.
- [5] Naguib.A. High Speed and Low Power Comparator in 65 nm CMOS for Energy Efficient Biomedical SAR ADCs. 2020 12th Int. Conf. Electr. Eng. ICEENG 2020, pp. 339–342, 2020, doi: 10.1109/ICEENG45378.2020.9171729.
- [6] M. Sadollahi and G. Temes, An 11-bit 250-nW 10-kS/s SAR ADC with doubled input range for biomedical applications, Midwest Symp. Circuits Syst., vol. 2017-Augus, pp. 385–388, 2017, doi: 10.1109/MWSCAS.2017.8052941.
- [7] Khorami.A, Saeidi.R, Sachdev.M, and M. Sharifkhani, A low-power dynamic comparator for lowoffset applications, Integration, vol. 69, no. February, pp. 23–30, 2019, doi: 10.1016/j.vlsi.2019.07.001.
- [8] K. Noh, J. Amanor-Boadu, M. Zhang, and E. Sanchez-Sinencio, A 13.56-MHz CMOS Active Rectifier with a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices, IEEE Trans. Very Large Scale Integr. Syst., vol. 26, no. 10, pp. 2050–2060, 2018, doi: 10.1109/TVLSI.2018.2845369.
- [9] Kiran.B and V. A. Meshram, Design and Analysis of a High Speed CMOS 12-bit 400-MSample / s using Switched Capacitive Flip around Technique for Pipeline ADC, vol. 29, no. 7, pp. 13238–13248, 2020.
- [10] Donadkar.D.N and S. U. Bhandari, Review on comparator design for high speed ADCs, Proc. 1st Int. Conf. Comput. Commun. Control Autom. ICCUBEA 2015, pp. 974–978, 2015, doi: 10.1109/ICCUBEA.2015.206.
- [11] Bahmanyar.P, M. Maymandi-Nejad, S. Hosseini-Khayat, and M. Berekovic, Design and analysis of an ultra-low-power double-tail latched comparator for biomedical applications, Analog Integr. Circuits Signal Process., vol. 86, no. 2, pp. 159–169, 2016, doi: 10.1007/s10470-015-0632-x.
- [12] Rodrguez-Prez.A, Delgado-Restituto.M, and Medeiro.F, Power Efficient ADCs for Biomedical Signal Acquisition. Biomed. Eng. Trends Electron. Commun. Softw., no. January, 2011, doi: 10.5772/13070.
- [13] V. P. Singh, G. K. Sharma, and A. Shukla, Power efficient SAR ADC designed in 90 nm CMOS technology, 2nd Int. Conf. Telecommun. Networks, TEL-NET 2017, vol. 2018-Janua, pp. 1–5, 2018, doi: 10.1109/TEL-NET.2017.8343542.
- [14] Meerajahana.V, Vedhanayagi.P, and Ramasamy.K. Design of Low power Successive Approximation Register ADC Using 14 bit Two-Split Capacitor DAC Array .no. 8, pp. 270–275, 2016.